

FIG. 1




FIGURE 2




FIGURE 2A





FIGURE 3






FIGURE 5




FIGURE 6




FIGURE 7





FIGURE 8A




FIGURE 8B




FIGURE 8C




FIG. 9

Byte 3		Byte 2		Byte 1		Byte 0		
Device ID				Vendor ID				00h
Status				Command				04h
Class Code						Revision ID		08h
Bist		Header Type		Latency Timer		Cache Line Size		0Ch
Base Address Registers								10h
								14h
								18h
								1Ch
								20h
								24h
Cardbus CIS Pointer								28h
Subsystem ID				Subsystem Vendor ID				2Ch
Expansion ROM Base Address								30h
Reserved								34h
Reserved								38h
Max_Lat		Min_GNT		Inter. Pin		Inter. Line		3Ch

FIG. 10




FIG. 11




FIG. 12A

FIG. 12B




FIG. 12B

FIG. 13A




FIG. 13A

When the data bus is used for address or data, the bus is tri-state enabled by the PERR# signal. When the bus is used for address, the PERR# signal is active low. When the bus is used for data, the PERR# signal is active high.




FIG. 13B




FIG. 14A

Figure 14B shows the timing diagram for the PERR# signal. The diagram illustrates the relationship between the PERR# signal and the data bus (PDATA-1 to PDATA-6) and the address bus (PADDR). The PERR# signal is active-low and is asserted during the PERR# period, which occurs after the PDATA-1 to PDATA-6 signals are valid. The PERR# signal is deasserted after the PERR# period. The PERR# signal is also shown as a dashed line, indicating its timing relative to the data bus and address bus signals.




FIG. 14B




FIG. 15A




FIG. 15B




FIG. 16A

FIG. 16B




FIG. 16B




FIG. 17A




FIG. 17B




FIG. 18A

FIG. 108B




FIG. 108B

FIG. 19 is a timing diagram of a PCI bus cycle. The diagram shows the relationship between the PCI clock (PCL_CLK) and various signals during a PCI Command & Address Phase, Extended Command & Attribute Phase, Target Response Phase, and Data Transfer Phase. The cycle is divided into 11 clock cycles. The signals shown are AD31:0, AD63:32, C/BE#, FRAME#, IRDY#, TRDY#, DEVSEL#, REQ64#, and ACK64#. The diagram illustrates the sequence of events from the start of the cycle to the end of the data transfer phase, including the turn-around cycle and the termination of the cycle.




FIG. 19




FIG. 20